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ABSTRACT
Analog/mixed-signal (AMS) systems are rapidly expanding
in all domains of information and communication technol-
ogy. They are a critical part of the support for large-scale
high-performance digital systems, provide important func-
tionalities in medium-scale embedded and mobile systems,
and act as a core organ of autonomous electronics such as
sensor nodes. Analog and digital parts are closely inter-
mixed, hence demanding AMS design methods and tools to
be more holistic. In particular, the emergence of ”little digi-
tal”electronics inside or near analog circuitry calls for the in-
creasing use of asynchronous logic. To cope with the growing
complexity of AMS designs, formal methods are required to
complement traditional simulation approaches. This paper
presents an overview of the state-of-the-art in AMS formal
verification and asynchronous design that enables the de-
velopment of analog/asynchronous co-design methods. One
such co-design methodology is exemplified by the LEMA-
Workcraft workflow currently under development by the
authors.
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1. INTRODUCTION
While digital design has shifted its research focus to the
system level, analog/mixed-signal (AMS) design is undergo-
ing an interesting metamorphosis. After years of surrender-
ing many signal processing domains to digital electronics,
AMS is now in a stronger position to once again take on
digital in these domains. From being on the periphery of
complex systems (i.e., restricted to ADCs, amplifiers, power
blocks, RF, etc.), it is now moving into the very heart of such
systems. This is exemplified by the emergence of: (i) many-
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core systems, with numerous time and power domains, need-
ing timing control and power regulation, equipped with sen-
sors for process, voltage and temperature variations; (ii) au-
tonomous self-powered sensor nodes, e.g. in Internet-of-
Things (IoT), with energy harvesting and power electron-
ics placed closely with the computation and communication
electronics (cf. Ambiq’s ultra low power MCU technology is
based on a symbiosis of digital electronics and voltage regu-
lators, http://ambiqmicro.com/). Furthermore, power man-
agement IC design is becoming an area of rapid growth in
research — the size, performance and energy requirements,
as well as the overall holistic nature of modern system engi-
neering, all call for a much more radical innovation in power
converter and controller design than ever before. Semico es-
timated (end of 2015) that ”121 billion analog ICs will ship
in 2015 and that by 2020 the analog IC market will be worth
$56.5 billion”.
AMS engineers are increasingly involved in designing ana-
log electronics with a significant portion of digital ele-
ments in them [1]. Examples include programmable and
pipelined ADCs, complex power management circuits, such
as multi-phase buck converters, switched-capacitor circuits,
etc. These digital parts often perform functions such as cali-
bration control, parameter configuration, switching control,
”monitoring and knobbing”, etc. Specific reasons for hav-
ing more digital components are the increasing complexity
and functionality of AMS, as well as the migration of mixed-
signal towards ultra-deep sub-micron technologies.
As shown in Figure 1, such digital (on-top or within ana-
log) electronics are ”little digital” as opposed to ”big digi-
tal” (i.e. traditional computational) electronics. Designing
”little digital” is difficult because it should seamlessly inte-
grate with the analog parts, which are dynamic and notori-
ously difficult to automate. Using standard design flows such
as RTL, which is driven by a clock, is not a good option for
”little digital” because analog circuits have their own notion
of timing and events. The clocked operation mode, natu-
ral for the data processing (in ”big digital”), might lead to
either low responsiveness or power consumption overheads
in control modules of mixed-signal systems. On the one
hand, the operating frequency must be sufficiently high to
promptly react to changes in analog sensor readings. On the
other hand, high clocking frequency can potentially result in
wasted clock cycles if the sensors’ readings change slowly.
For these reasons, the use of asynchronous logic for dig-
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Figure 1: AMS system with ”little digital” control.
ital control has the potential to significantly improve the
quality of the analog electronics. Indeed, today we are see-
ing that asynchronous design adds ’holistic value’ to the
AMS system, going beyond the traditional scope of pure
digital domain, namely better power conversion efficiency,
lower output ripple, faster response to analog events, re-
duced inductor size [2]. Asynchronous digital control also
has the advantage of improved electromagnetic compatibility
(EMC) as compared with clocked designs, since it naturally
spreads the power spectrum of operation [3]. Finally, asyn-
chronous design, if supported by user-friendly tools, is an
attractive option for AMS engineers who accept the nature
of ’continuous time’ inherent in asynchronous designs.
Currently, analog design with ”little digital”is largely done
by analog engineers without any formal steps from the spec-
ification to netlists. No synthesis tools are in common use,
and validation with conventional simulation can takes days
or longer. Furthermore, analog electronics, e.g. in power
regulators, is interfaced closely with ”little digital” compo-
nents, such as sampling latches and groups of logic gates that
need to eventually produce activation to gate drives (e.g.
PWM and PFM). These parts are prone to glitches and haz-
ards if designed by hand. These glitches can lead to catas-
trophic system failures. To address these design challenges,
researchers are investigating the application of formal meth-
ods to the design of AMS circuits and systems. This paper
gives a brief introduction to the recent advances in this re-
search domain – they form a baseline for future development
of an analog/asynchronous co-design methodology.
2. AMS FORMAL VERIFICATION
Traditionally, circuit simulation has been used for AMS
system verification. Growing system complexity and tech-
nology scaling has led to increased simulation time and prob-
ability of failure. As an alternative to simulation-based veri-
fication, numerous researchers have been exploring the appli-
cation of formal verification methods to AMS circuits. For-
mal verification utilizes exhaustive algorithmic techniques to
ensure that a design implementation satisfies the properties
given in its specification [4]. These properties are often ex-
pressed using temporal logic, while the model for the design
can be expressed formally in a variety of ways including au-
tomata, Petri nets, etc. Formal verification then proceeds to
exhaustively check that the properties are satisfied. In the
end, if the formal representation of the system is correct and
the set of properties precisely characterize the specification
requirements, then the designer can have a higher confidence
of correct operation.
In the digital design space, formal verification has increas-
ingly supplemented standard simulation-based techniques,
which has been instrumental in enabling designs consist-
ing of hundreds of millions of devices. Unfortunately, de-
spite recent progress, formal verification of AMS designs is
still lagging in industry, as SPICE simulation-based verifi-
cation remains the prominent verification method for circuit
blocks such as operational amplifiers, comparators, ADCs,
and VCOs. Although commercial simulators, such as Ca-
dence APS, can exploit multi-core computing environments,
AMS verification remains fundamentally the same as when
the SPICE simulator was first introduced many decades ago.
The key challenge with the application of digital domain
formal methods to the analog domain is the continuous na-
ture of voltage and current state variables. Therefore, formal
approaches in the AMS space must deal with a potentially
infinite state space. One approach to address this problem is
to use theorem proving methods. Theorem proving methods
use axioms and inference rules, such as satisfiability modulo
theories (SMT) solvers, to create mathematical proofs that
the specifications are met by a model. While there has been
some success [5], these methods require a high amount of
user guidance and expertise. Alternatively, the state space
can be discretized into a finite set of equivalence classes, and
automated state space exploration methods can be applied.
The state space methods can be further split into equivalence
checking and model checking methods. Equivalence check-
ing methods compare the outputs of two different models
under similar input conditions [6], while model checking ana-
lyzes the behavior of the design using exhaustive exploration
of the entire reachable state space [7]. The key challenge of
the state exploration methods is balancing the trade-off be-
tween the accuracy of the the state space discretization and
the number of states needed for the representation.
The remainder of this section focuses on the latest ad-
vances in formal verification methods and tools that are rel-
evant to the needs of developing a holistic approach to AMS
design advocated in this paper. Comprehensive surveys of
formal verification methods can be found in [7] and more
recently in [8].
2.1 Theorem Proving
MetiTarski is an automatic theorem prover based on a
combination of resolution and a decision procedure for the
theory of real closed fields. It is designed to prove theorems
involving real-valued special functions such as log, exp, sin,
cos and sqrt. In particular, it is designed to prove univer-
sally quantified inequalities involving such functions. Meti-
Tarski has been lately used to determine the possibility
of oscillation of a tunnel diode oscillator and the change in
gain due to component tolerances for an operational am-
plifier [9]. In [10] Narayanan et al. adopted MetiTarski
toolset to verify saturation property of an Op-Amp under
noise and process variation conditions.
2.2 DC Operating Point Analysis
These approaches assume the inputs are held steady and
try to find a unique equilibrium point. One such approach is
implemented in the fSpice tool, which solves the multiple
DC operating points problem by setting up and solving a
satisfiability (SAT) problem [11]. Other techniques for DC
analysis can be found in [12, 13, 14], and [15]. The latter, for
example, applies evolutionary computing for the detection
of multiple equilibrium points.
2.3 Equivalence Checking
These approaches attempt to show that two representa-
tions of an AMS circuit produce the same response to the
same inputs. In [1], a new flow is proposed to enable a
top-down design approach for analog components. Ana-
log cells are described using SystemVerilog and compared
against their implementation at the transistor level, while
digital blocks are validated using existing tools for digital
components. This validation method has been used to test
analog cells of a single-slope ADC and a serial link receiver.
2.4 Symbolic Simulation
Authors of [16] present an extension to symbolic simula-
tion approach utilizing affine arithmetic to allow the repre-
sentation of control flow and discrete changes. The proposed
methodology is used to verify the stability property of a 3rd
order Σ∆ modulator.
Another approach using affine arithmetic is described
in [17] tackles the problems of device mismatch and process
variation. They reformulate the basic modified nodal analy-
sis (MNA) equations in order to include vectors containing
parameter expressions based on affine arithmetic. The result
of the simulation is not a single trace but a range capturing
all potential simulation results obtained by varying a pa-
rameter in a certain range. The methodology is applied to
an analog bandpass filter and the results are compared to
a Monte Carlo simulation. The simulation takes less time,
however the algorithm tends to diverge when strong nonlin-
earities combined occur.
2.5 State space guided simulation
In [18], the authors propose a property verification and
equivalence checking methodology for analog circuit blocks
based on a novel algorithm for formal automatic input stim-
uli generation. Therewith, it overcomes the incomplete-
ness of transient simulation and the designer-unfriendliness
of formal approaches by combining a formal approach and
conventional transient circuit simulation. This method is
applied to a Sallen-Key biquad lowpass filter with a cut-off
frequency of 1000 Hz. Using a property specification for
overshoot behavior and an automatic evaluation on the sim-
ulation result, complete and therefore formal property verifi-
cation coverage could be obtained without user-interaction.
2.6 Reachability Analysis
The Coho tool performs reachability analysis using state
spaces represented as projections of high-dimensional poly-
hedra onto high-dimensional spaces [19, 20]. This method
was successfully used to verify the correctness of a high speed
toggle element and an arbiter. Verification of cyclic prop-
erties can also be performed by proving the existence of a
cyclic invariant.
The PHAVer tool [21] operates on linear hybrid au-
tomata (LHA) which by definition contain both discrete
and continuous components. Similar to differential inclu-
sions, LHA are characterized by a set of states and linear
inequalities defining transitions. For the computation of the
reachable states, PHAVer uses a polyhedral representation
and over-approximation based on affine dynamics.
The SpaceEx tool [22] provides an extensible verification
platform for hybrid systems. The tool consists of three main
components: an analysis core, a command line program,
that analyses the system; a web interface, which provides
ability to specify initial states and other analysis parameters,
run the analysis core, and visualize the output graphically;
and a model editor, a graphical editor for creating mod-
els of complex hybrid systems out of nested components.
SpaceEx relies on hybrid automata for model description
and support functions [23] for state space exploration. This
system has been used to model and verify the behavior of
several benchmarks [24, 25].
Another work [26] presents a state space analysis method
for verifying both the transient and invariant specifications
for a PLL using zonotopes by describing reachable sets. The
behavioral model of the charge-pump PLL is a hybrid au-
tomaton with linear continuous dynamics and uncertain pa-
rameters. Furthermore, authors claim that their method-
ology computes accurate over-approximations of reachable
sets for hybrid systems when there are a large number of dis-
crete state transitions. The methodology is applied to the
verification of locking time and stability of a 27GHz PLL
designed in 32nm CMOS SOI technology. The novel reach-
ability analysis method efficiently provides an upper bound
on the worst-case lock time in the presence of random phase
error and charge pump current variations.
The LEMA tool [27] includes multiple reachability anal-
ysis methods. It includes both an explicit state method
originally used for timing verification that leverages zones
and difference bound matrices (DBMs) to represent the
continuous state space [28] and implicit state methods
that use binary decision diagrams (BDDs) and SMT
solvers [29]. The properties are specified using the Lan-
guage for Analog/Mixed-Signal Properties (LAMP) [30]. Fi-
nally, the AMS circuits are represented using a labeled Petri
net (LPN) model [29, 28]. Finally, the LEMA tool includes
model generation methods to produce these LPN models
from simulation data [31, 32, 33]. The LEMA tool has been
utilized to verify a number of AMS circuits including DACs,
phase interpolators, voltage controlled oscillators, etc.
3. ANALOG/ASYNC CO-DESIGN
In order to support the design of ”little digital” circuits,
we are leveraging the recent advances in AMS formal verifi-
cation just described and coupling them with the significant
advances in asynchronous design over the last years [34].
While most of these advances have been in the domain of
pure digital design, such as pipelines, processors, networks-
on-chip, and interfaces, there have been some work that con-
siders analog dynamics. For example, much research has
been in the areas of digital components exhibiting various
analog phenomena, such as metastability, namely arbiters
and synchronizers [35]. Also, one of the earlier advancements
in the scope of asynchronous design for analog circuits is the
design of asynchronous control logic for an ADC [36].
The Workcraft [37] toolset for the design capture,
simulation, synthesis, and verification of interpreted graph
models is being developed specifically targeting ana-
log/asynchronous co-design. One of the key features
is its ability to create and manipulate signal transition
graphs (STG). STG, a special type of an LPN, provides
excellent capabilities for capturing concurrent behavior of
asynchronous circuits, as well as necessary pragmatic design
notation [38]. Workcraft provides a convenient mecha-
nism for the verification of constructed STGs and subse-
quent high-level synthesis, using one of the back-end tools:
Petrify [39] or MPSat [40].
In [41], this software is used to create an asynchronous
control for a buck converter, based on its timing diagram
specification. The resulting circuit proves to be more power
efficient, as well as containing fewer complex gates than an
equivalent synchronous design. Moreover, since the input-
output latency of the new circuit depends only on the de-
lay of a single gate, the resulting responsiveness is also im-
proved. Other examples of using STGs and Workcraft in
this domain include the design of the control of a capaci-
tor switching in novel power regulation methods for energy-
harvesting systems [3] and controllers for switched capacitor
converters [42].
New specification formats for asynchronous controllers of
power converters, specification styles (such as concepts [43])
and variety of compositional techniques to capture internal
and external time-sequencing based on tokens have also been
developed. Special components for analog-to-asynchronous
interfaces, such as WAIT [41] and WAITX [44] have been de-
signed and formally verified to be free from hazards. New vi-
sualization methods have been implemented in Workcraft
for the behavior of asynchronous logic using timing dia-
grams, to facilitate easier comprehension of asynchronous
circuits by analog designers. Finally, the basics of behav-
ioral mining and formal verification of analogue circuits us-
ing the LEMA tool described in the previous section have
been explored in [45].
These developments can be illustrated in a simple AMS
circuit design example. A basic power regulator consist-
ing of an analog block and a digital controller, as shown in
the schematic in Figure 2. The controller determines the
state of NMOS and PMOS transistors in response to under-
voltage (UV) and over-current (OC) conditions. These con-
ditions are detected and signaled by special sensors, im-
plemented as comparators in combination with buffering
latches. The formal specification of digital control is given
in STG format in Figure 3. This STG can be synthesized
into a logic implementation using Workcraft.
The described specification of the buck controller offers
possibilities for optimization, depending on the behavior of
analog environment. One possibility is the elimination of
concurrency between the acknowledgment and over-current
signals, provided transistors always switch faster than coil
current ramps up. Another opportunity for optimization
is to completely remove one charging scenario, depending
on the output capacitance parameter. These opportunities
can be extracted from the simulation traces of the analog
part using LEMA in the form of LPNs and converted to the
STG format for subsequent resynthesis. The details of this
procedure can be found in [45].
Further advancements are needed to turn this approach
into versatile and robust design flow applicable for wider
academic and industrial use. The next section describes
some of the remaining challenges.
4. DISCUSSION
While there has been much progress, there are gaps that
require more research to make formal methods a reality for
industrial-scale designs:
Figure 2: Buck schematic.
Figure 3: STG specification of buck control.
• Integration of formal modeling and verification into
the analog-asynchronous co-design process. Currently
designers of analog parts perform validation sepa-
rately (mostly through simulations) from the asyn-
chronous domain (asynchronous circuits are often cor-
rect by construction, but this rapidly changes as we go
into deep submicron). As a result, designers spend
days if not weeks checking all relevant scenarios in
which analog blocks are stimulated by asynchronous
logic, and vice versa, tuning asynchronous specifica-
tions to the required number of modes for the ana-
log parts. The problem in this aspect concerns analog
behavioral mining, extensive visualization, and com-
position of multiple scenarios into a complete synthe-
sizable specification of the asynchronous control. For
example, the above buck design example can be made
multi-phase and involve checking additional conditions
such as zero-crossing.
• AMS systems with digital control have a variety
of feedbacks with different ”time bands” and corre-
sponding timing requirements: (a) analog-dynamics
signaling, such as over-current or under-voltage
events (100ns-10µs); (b) control activation feedbacks,
such as acknowledging gate-drive signals (1-10ns) —
both (a) and (b) can sometimes overlap; (c) inter-
nal asynchronous-fabric events, such as signals be-
tween logic gates and handshakes (10-100ps). As a
result, clocked digital logic does not offer the best pos-
sible response time, as well as it does not scale well
into deep-submicron, where gate and wire delay ra-
tios and PVT variability parameters are changed, and
hence the notion of hazard-freedom changes (more care
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Figure 4: LEMA-Workcraft workflow.
needed about isochronic forks, non-zero delay input in-
verters, relative timing constraints, etc [38]). The issue
of asynchronous-analog interface and synchronization
is also underdeveloped.
To summarize, these two groups of challenges call for new
CAD tools to act on constructing AMS circuits holistically
and cooperatively. These tools will need significant common
grounds in terms of modeling formalisms, variable represen-
tations and algorithmic techniques. At the same time, the
more traditional radical view about formal methods, to fully
replace simulations, is not realistic in practice. Formal meth-
ods should complement simulations and hence new types of
tools, acting in-between, such as automated model genera-
tors, are required. To be more specific, one possible candi-
date of an analog/asynchronous co-design flow is presented
in Figure 4. It puts emphasis on model generation (from
simulation), sharing of related model representations (LPNs
in LEMA and STGs in Workcraft), between analog and
digital parts, and iterative specification synthesis and verifi-
cation. The details of the flow and examples from the design
of power converters can be found in our recent paper [45].
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